MPC859DSLCZP50A NXP MPU

MPC859DSLCZP50A Overview

The MPC859DSL Integrated Communications Controller is a versatile one-chip integrated microprocesor and peripheral combination that can be used in a variety of controller applications. It particularly excels in CPE applications including DSL modems, IADs, and residential gateways. Like the MPC866, the MPC859DSL is a 0.18 micron version of the PowerQUICC® Family and can operate up to 66 MHz on the MPC8xx core. It has a 1.8 V core and a 3.3 V I/O operation.

The MPC859DSL is a Power Architecture-based derivative of NXP® Semiconductors's Quad Integrated Communications Controller (PowerQUICC). The embedded CPU on the MPC859DSL is the MPC8xx core, a 32-bit microprocessor built on Power Architecture technology, incorporating memory management units (MMUs) and instruction and data caches. The memory controller supports many memory types, including SDRAM. The CPM (Communications Processing Module) is optimized for CPE applications supporting simultaneous operation of Fast Ethernet (MII) and parallel ATM (UTOPIA), UTOPIA II Multi-PHY (up to 4 addresses), and many more features.

Features

Single-issue, 32-bit version of the core (compatible with Power Architecture technology) with 32, 32-bit general-purpose registers (GPRs)
The MPC859DSL provides enhanced ATM functionality over that of the MPC860SAR. The MPC859DSL adds major new features available in "enhanced SAR" (ESAR) mode, including the following:
- Multiple APC priority levels available to support a range of trafficpace requirements
- Port-to-port switching capability without the need for RAM-based microcode
- Simultaneous MII (100Base-T) and UTOPIA (half-duplex) capability
- Parameter RAM for both SPI and I2C can be relocated withoutRAM-based microcode
- Supports full-duplex UTOPIA master (ATM side) operation using a "split" bus
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
UTOPIA port supports up to 4 PHY addresses
Complete static design
Memory controller (eight banks)
General-purpose timers
Fast Ethernet controller (FEC)
System integration unit (SIU)
Interrupts
Communications processor module (CPM)
Four baud rate generators
One SCC (serial communication controller) for Ethernet (SCC1)
One SMC (serial management channel) for UART (SMC1)
One SPI (serial peripheral interface)
One I2C (inter-integrated circuit) port
Parallel interface port (PIP)
One PCMCIA socket (Port B)
Low power support
Debug interface
1.8 V core, 3.3 V I/O
357-pin PBGA package

The MPC859DSL is rated as a commercial quality product. Please contactyour NXP® Field Sales Representative or the NXP factory for more details.