MB90488B

■
•Clock
 Minimum instruction execution time: 40.0 ns/6.25 MHz base frequency multiplied ×4 (25 MHz internal operating
                                                frequency/3.3 V ±0.3 V)
                                                62.5 ns/4 MHz base frequency multiplied ×4 (16 MHz internal operating
                                                frequency/3.0 V ±0.3 V) PLL clock multiplier
• Maximum memory space: 16 Mbytes
• Instruction set optimized for controller applications
  Supported data types (bit, byte, word, or long word)
  Typical addressing modes (23 types)
  32-bit accumulator for enhanced high-precision calculation
Enhanced signed multiplication/division instruction and RETI instruction functions
• Instruction set designed for high-level programming language (C) and multi-task operations
System stack pointer adopted
Instruction set symmetry and barrel shift instructions
• Non-multiplex bus/multiplex bus compatible
• Enhanced execution speed 4-byte instruction queue
• Enhanced interrupt functions
   8 levels setting with programmablepriority, 8 external interrupts
• Data transfer function (μDMAC) Up to 16 channels
• Embedded ROM Flash versions : 192 Kbytes, 256 Kbytes, 384 Kbytes, MASK versions : 192 Kbytes, 256 Kbytes
• Embedded RAM Flash versions : 4 Kbytes, 6 Kbytes, 10 Kbytes, 24 Kbytes, MASK versions : 10 Kbytes, 16 Kbytes
• General purpose ports Up to 84 ports (Includes 16 ports with input pull-up resistance settings, 16 ports with output open-drain settings)
• A/D converter
8-channel RC sequential comparisontype (10-bit resolution, 3.68 μs conversion time (at 25 MHz) )
•I2C interface (MB90485B series only) : 1channel, P76/P77 N-ch open drain pin (without P-ch)
Do not apply high voltage in excess of recommended operating ranges to the N-ch open drain pin (with P-ch) in MB90V485B.
• μPG (MB90485B series only) : 1 channel
• UART : 1 channel
• Extended I/O serial interface (SIO) : 2 channels
• 8/16-bit PPG : 3 channels (with 8-bit ×6 channel/16-bit ×3 channel mode switching function)
• 8/16-bit up/down counter/timer: 1 channel (with 8-bit ×2 channels/16-bit ×1-channel mode switching function)
• PWC (MB90485B series only) : 3 channels (Capable of compare the inputs to two of the three)
• 3 V/5 V I/F pin (MB90485B series only) P20 to P27, P30 to P37, P40 to P47, P70 to P77
• 16-bit reload timer : 1 channel
• 16-bit I/O timer : 2 channels input capture, 6 channels output compare, 1 channel free-run timer
• On chip dual clock generator system
• Low-power consumption mode With stop mode, sleep mode, CPU intermittent operation mode, watch mode, timebase timer mode
• Packages : QFP 100/LQFP 100
• Process : CMOS technology
• Power supply voltage : 3 V, single power supply (some ports can be operated by 5 V power supply at MB90485B series)