This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Book > Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.  

Download

Related Embedded Components

  • ADSP-BF516KBCZ-3

    Manufacturer: Analog Devices

    IC DSP 16/32B 300MHZ 168CSBGA

    Product Categories: DSP

    Lifecycle:

    RoHS:

  • TNETV2507ANPGE

    Manufacturer: Texas Instruments

    IC DSP FIXED-POINT 16BIT 144LQFP

    Product Categories: 16bit DSP

    Lifecycle:

    RoHS:

  • TMS320LC203PZA

    Manufacturer: Texas Instruments

    IC CMOS DSP 100LQFP

    Product Categories: DSP

    Lifecycle:

    RoHS:

  • CS48L10-ENZ

    Manufacturer: Cirrus Logic Inc.

    IC DSP AUDIO LOW POWER 24WLCSP

    Product Categories: DSP

    Lifecycle:

    RoHS:

Compare products

Compare Empty